Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

nmos dc bias - I need to bias the transistor

Status
Not open for further replies.
highQ

highQ

Newbie level 2
Newbie level 2
Joined
Jun 3, 2008
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
U.S.
Activity points
1,294
nmos dc bias

In a four resistor configuration, the givens are:

-drain current
-constant k
-threshold voltage

I need to bias the transistor. I am trying to first find the gate-to-source voltage with the drain current equation. Then I'm stuck. Do I choose source and drain voltages based on a rule 1/3 or something?

[/img]
 

Re: nmos dc bias

From Ids equation you know the Vgs when it is in saturation region. So assume it is in satiration region. Now there is a condition among Vgs, Vds and Vt for saturation region. From this you find out the extreme value of Vds. Set Vds according to your requirement. Then finding the bias resistances is not a big deal I guess
 

    highQ

    highQ

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top