Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[30pts for real help] Jitter to Bandwith ?

Status
Not open for further replies.
M

mouzid

Full Member level 5
Full Member level 5
Joined
Jun 22, 2007
Messages
248
Helped
9
Reputation
18
Reaction score
0
Trophy points
1,296
Activity points
2,876
Hello,
I need to know how to determine the bandwith limits of a 800Mhz PLL having using a 50Mhz reference clock.
Actually I have a digital circuits using a 800Mhz (period =1250ns) clock signal for synchronization. By simulation I measured the maximum (1270ns) and minimum (1220ns) clocks period variation making the circuit unfunctional.
The maximum jitter supported by is 30ps (or 60 ps peak to peak). How to understand this in terms of bandwith and Phase margin limits ?

Regards,
 

You should not read any jitter from simulation. (No noise in transient simulation.)

If you do read a huge jitter from simulation, you either have a tool issue, or a circuit function issue.
 

    M

    mouzid

    Points: 2
    Helpful Answer Positive Rating
If your supply and the reference are ideal, you should not see any jitter. Numerical errors can easily be in 60ps range for transient simulations
 

    M

    mouzid

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top