Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

A simple question for the following code:

Status
Not open for further replies.
E

EDA_hg81

Advanced Member level 2
Advanced Member level 2
Joined
Nov 25, 2005
Messages
507
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
4,808
Please correct my understanding:
Code: 
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY count IS
	PORT
	(
		clock: 		IN STD_LOGIC;
		sload: 		IN STD_LOGIC;
		data: 		IN integer RANGE 0 TO 31;
		result:		OUT integer RANGE 0 TO 31
	);
END count;

ARCHITECTURE rtl OF count IS
	SIGNAL result_reg : integer RANGE 0 TO 31;
BEGIN
	PROCESS (clock)
	BEGIN
		IF (clock'event AND clock = '1') THEN
			IF (sload = '1') THEN
				result_reg <= data;
			ELSE
				result_reg <= result_reg + 1;
			END IF;
		END IF;
	END PROCESS;

	result <= result_reg;
END rtl;

At the 1th clock check if the sload = ‘1’

At the 2th clock “data” are assigned to “result_reg”.

Thanks.
 

wrong!!

At the rising edge of clk the resulting value of sload (either '1' or '0') will decide if result_reg gets the value data or result_reg+1.

See attachment for the result in Synplify
 

    E

    EDA_hg81

    Points: 2
    Helpful Answer Positive Rating
who is right?

I am confused.

Thanks.
 

at the rising edge & s load is 1 then result will be data & otherwise means if sload is not 1 then result will be result_reg + 1. means sload is only for the resetting the counter.
 

    E

    EDA_hg81

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top