Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What's all the info that you can get from Floorplan database

Status
Not open for further replies.

kumar_eee

Advanced Member level 3
Advanced Member level 3
Joined
Sep 22, 2004
Messages
814
Helped
139
Reputation
276
Reaction score
113
Trophy points
1,323
Location
Bangalore,India
Activity points
4,677
FloorPlan

What are all the info that you can get from Floorplan database?.
 

FloorPlan

Die size, pad and macro locations and orientation, standard cell area... ?
 

    kumar_eee

    Points: 2
    Helpful Answer Positive Rating
Re: FloorPlan

1. floorplan size?
- die-size, clearance and core size.

2. utilization?
- percent of utilization vs # of cells

3. complexity?
- # of macros, # macro types

4. power distribution?
- power mesh/trunks/rail ...

5. pad-ring and analog interface ...
 

    kumar_eee

    Points: 2
    Helpful Answer Positive Rating
Re: FloorPlan

hi,

u can also get the details of pin or pad placement and can analyze the connection of macro to macro, macro to std cell, and macro to pin connections.

It may help u.

Thanks..

HAK..
 

    kumar_eee

    Points: 2
    Helpful Answer Positive Rating
Re: FloorPlan

Floorplanning: Arrange the blocks of the netlist on the chip. In floorplanning we estimate sizes and set the initial relative locations of the various blocks for our soc.
The goal of FP is to calculate the sizes of all the blocks and assign them locations (x-y co-ordinates).
The Objective is to Keep the highly connected blocks physically close to each other, so that lesser routing resources are utilized

Normally we've time & area driven fp & we try to fix all the hold-time violations during the FP in itself so that they don't propogate to next step,

FP arranges the blocks on a chip,
it decides the location of the I/O pads,
it decides the location and number of the power pads,
during fp we need to decide the type of power distribution,
we need to decide & fix the location and type of clock distribution.

while doi'ng fp we've following constraints
– minimize the chip area,
– minimize delay
– maximize routability

Now in technical terms FP needs gate-level netlist, technology files, library info, sdc-constraints, port location files & gives o/p as the x-y coordinates of all the instances in the design
 

    kumar_eee

    Points: 2
    Helpful Answer Positive Rating
Re: FloorPlan

while doing floorplan, How do we get the connectivity info of Macro or IO pads?.
 

Re: FloorPlan

kumar_eee said:
while doing floorplan, How do we get the connectivity info of Macro or IO pads?.

Cad tool vendors provide user interface through which you can see the connectivity, when you select any macro/IO in the gui it shows flylines for the the cells it is connected.You can basically change the gui options in order to see the flylines only to signal,or to see flylines through buffer and lot of options cad tool vendor provides ideally, you can explore.
 

    kumar_eee

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top