Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Test Pattern Validation using Synopsys TetraMax

Status
Not open for further replies.
A

asbag

Newbie level 5
Newbie level 5
Joined
Jan 10, 2009
Messages
8
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,327
Test Pattern Validation

Hi all,

I am very new to the field of DFT and ATPG.
I have generated test patterns using Synopsys TetraMax.
And i don't how to validate these patterns. What should i do ?
Does anyone has any tutorials to verify these patterns again the netlist using simulators like modelsim or vcs ?

Best Regards
 

Re: Test Pattern Validation

just use this pattern as input to the Design, and see the waveform or output file for reference!
 

Re: Test Pattern Validation

Hey Hi,

What you can do is simulate the design using this pattern. You can do it in Tetramax itself. Under the simulation tab you can check your patterns.

Hope this helps.
 
Re: Test Pattern Validation

Hi all,

Thanks for your helps.
I have run test pattern simulation using VCS successfully.

Regards,
 

from where I can install tetramax atpg tool can you help me please
 

Re: Test Pattern Validation

asbag said:
Hi all,

Thanks for your helps.
I have run test pattern simulation using VCS successfully.

Regards,
Click to expand...

Hi,
Can you let me know the steps you followed to do the pattern simulation using vcs?

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top