Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Bandgap output impedance...Pls help...

Status
Not open for further replies.
B

bharatsmile2007

Full Member level 3
Full Member level 3
Joined
Sep 19, 2007
Messages
179
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
2,306
Hi ...

How to reduce the output impedance to improve the load regulation of the BGR?

Pls find the schematic i used....as attachment...

Thanks
 

Use a small opamp. Just a diff pair with current mirrror as load to convert to single ended. That should do the job
 
Looks like you are trying to build a 1.2V reference., other architecture would have given you a better o/p impedance straightaway. With this circuit, you need to add a buffer to reduce the o/p impedance.
 
Thanks saro_k_82 and PaloAlto...

PaloAlto,

I am using any OTA in the circuit.Would you pls explain me,if i use a diff pair,will i
get a low output impedance?

Saro_k_82,

Yes saro_k_82,i wanted to generate 1.2V ref...
 

If you take any OTA from your circuit, just put feedback around it and you have low impedance at the output. In that way you buffer the voltage level lowering the impedance
 

I would like to suggest a small extension to PaloAlto's post.

You can use an OTA with a pass transistor at the output and tap the reference at its source so it will be low impedance.
 

Kishore,

What you are suggesting is the same thing as a common drain buffer, correct?
 

analog_match said:
Kishore,

What you are suggesting is the same thing as a common drain buffer, correct?
Click to expand...

Yes it is a common drain stage with feedback. As it uses an NMOS transistor one has to check for voltage compliance. As the op-amp should produce a positive signal (wrt to output) to drive the NMOS. I think it can be done with a PMOS transistor too, you should check out some LDO topologies.
 
hi

thanks for the suggestions...But if i use an LDO kind of circuit.The supply variation will effect the output voltage.

iam looking for BGR with low impedance ..

any other suggestion will be very helpful..

Thanks
 

bharatsmile2007 said:
But if i use an LDO kind of circuit.The supply variation will effect the output voltage.
Click to expand...
Why?
Use LDO or HDO if the supply voltage room permits.
 

hi saro_k_82,

Thanks for the reply..

If the supply voltage room doesnt permit..what do suggest for getting low impedance BGR...?

Thanks again...
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top