Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Dual power supply for LVDS Tx...

Status
Not open for further replies.
B

bharatsmile2007

Full Member level 3
Full Member level 3
Joined
Sep 19, 2007
Messages
179
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
2,306
advantages of dual power supply

Hi all,

what would be the need for LVDS Tx having dual power supply?

i saw an LVDS IP which says :

3.3V / 1.8V dual power supply..

would any one explain me the advantage/disadvantages of dual power supply in LVDS Tx...?

Thanks
 

dual supply lvds

Probably "either | or" is meant, i.e. works with 3.3V or (down to) 1.8V.
 

lvds 1.8v to 3.3v

In many CMOS processes, the digital part works at 1.8v but there is also 3.3V for analog mainly.

LVDS standard requires 1.2V common mode and 0.4 diff. That is quite complicated to get with 1.8V +-10%. That's why the input of the lvds tx is 1.8V (digital) but later it is shifted up to the 3.3V domain
 
advantages and disadvantages of dual power supply

Thanks PaloAlto...

Thanks erikl...
 

Hi PaloAlto,

What would be the common mode voltage for Sub-LVDS?

Thanks a lot...
 

I've read some papers about this.
You can change the two p-mos of the h-bridge for two current sources to have the same current and Vcm with less vdd.
But it's only necessary for vdd<2.5 V
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top