Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Glitch is a spurious output event due to physical characteristics of the circuit realization.
If the circuit is synchronous, glitches in combinational logic do not cause errors at the
combinational logic's outputs, as the correct values will finally have been propagated
before the clock's arrival. However, such glitches consume power and if the design is
analyzed correctly this power consumption can be accurately computed.
If the circuit is asynchronous, glitches *may* cause erroneous operation of the circuit,
as there is no clock to "hide" this behavior and every signal change is acknowledged.
So, glitch analysis is crucial for asynchronous circuits in order to guarantee the correct
operation of the circuit.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
