Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
Can anyone tell me which graph suits for which configuration.This is a bit tricky.So think for a while before you start writing your valuable guidelines.
The first figure is a series resonant circuit. At resonance the impedance offered by the L-C combination is j0. Therefore the magnitude of the impedance at resonance is minimum and the current is maximum. If you assume a load resistance across which you measure the Vut, it is maximum.
Similarly, the second diagram is of a parallel resonant circuit, in which, L-C combination shows infinite impedance at resonance, and less impedance at other frequencies. Therefore the current is minimum at resonance. Therefore the output voltage is also minimum at resonance.
Actually, the question does not make sense to me. \[v_{ut}\] in both cases
seems to be an open-circuit voltage. In other words, this is question is ill-posed.
Do you agree? Normally, in this type of a circuit the measured quantity is across
an element. In the circuits that you show, there is no current flowing out of the
ac-source on the left since there is an open-circuit.
If you actually constructed either of these circuits and measured the voltage
\[v_{ut}\], you would simply measure the source voltage and each transfer
function would be flat.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.