Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is DIBL effect? How it affects MOS modelling?

Status
Not open for further replies.
K

kumar_eee

Advanced Member level 3
Advanced Member level 3
Joined
Sep 22, 2004
Messages
814
Helped
139
Reputation
276
Reaction score
113
Trophy points
1,323
Location
Bangalore,India
Activity points
4,677
what is dibl

What is DIBL ( Drain Induced Barrier Lowering ) Effect?. How this has been taken care while modelling MOS?.
 

dibl current

Ideally , Drain current Ids should be Constant (Independent of Vds) in Saturation Region.
In Reality , Ids increases with Vds in saturation region . Its Bcoz of atleast 2 reasons.

1) CLM (Channel Length Modulation)
As Vds increases , Length Leff decreases , hence current increases

2) DIBL (Drain Induced Barrier Lowering)
As Vds increases , Vt decreases , hence current increases

D in DIBL word refers to Vds (Drain Voltage)
B in DIBL word refers to Vt (Threshold Voltage)

so "Drain Induced Barrier Lowering" means "Vds induced Vt Lowering" .

just like Networking folks like three letter Acronyms (TLAs) , even circuit designers like fancy acronyms with cool pronounciations (pronounced Dibble) for PhD Thesis!.
 
  • Like
Reactions: surya92

    K

    kumar_eee

    Points: 2
    Helpful Answer Positive Rating
    S

    surya92

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top