Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Design UVLO (Under Voltage LockOut) in DC-DC Converter?

Status
Not open for further replies.
shaq

shaq

Full Member level 5
Full Member level 5
Joined
Jul 23, 2005
Messages
311
Helped
14
Reputation
28
Reaction score
4
Trophy points
1,298
Activity points
3,397
uvlo design

Dear all,

Anyone has the idea on designing UVLO circuit in DC-DC converter?

If I want to design 2.2v of UVLO with 50mv hysteresis, how should I start?
 

design uvlo circuit

In my case. I just use hysteresis comparator.
Vref is 2.2V, 2.15V.

and comparator output connects to output diasble pin.
 

circuit under voltage lockout

Basically UVLO is a simple comparator, Input voltage divide by R then compare with Vref. By adjust resistor value you will have 50mV hysteresis.
 
uvlo comparator

bicave said:
Basically UVLO is a simple comparator, Input voltage divide by R then compare with Vref. By adjust resistor value you will have 50mV hysteresis.
Click to expand...

I think using R-string to generate voltage is needed more current consumption.
(unless super large resistor, i.e. Mohm order)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top