Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

interview preparation for design engineer in vlsi

Status
Not open for further replies.
Mkanimozhi

Mkanimozhi

Full Member level 4
Full Member level 4
Joined
Aug 8, 2007
Messages
193
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
3,445
interview preparation

Hi,
anyone help for interview preparation, wat all are the area's i have to go through, and wat they ask for design engineer in vlsi, wat rae the subjects i have to cover.

regards
kanimozhi
 

Re: interview preparation

Hi,
BASICS!!
This is the point you have to be strong at. Go through
0) HDLS (Strong design/verif skills)
1) FPGA Design flow (Flow chart).
2) Definations like Synthesis, CPLD, FPGA, P n R......
3) Tools that you have used.(Versions)
4) Projects that you have carried out. Very important
5) CMOS knowledge ( Basic)
6) (Power, AreA, Speed, Cost ) in FPGA lifecycle.

These some of the important points
 
Re: interview preparation

Hi,

Thanks very much for this comment. It help me to think about my ideals.

Tks again and pls keep posting.
 

Re: interview preparation

anoop12 said:
Hi,
BASICS!!
This is the point you have to be strong at. Go through
0) HDLS (Strong design/verif skills)
1) FPGA Design flow (Flow chart).
2) Definations like Synthesis, CPLD, FPGA, P n R......
3) Tools that you have used.(Versions)
4) Projects that you have carried out. Very important
5) CMOS knowledge ( Basic)
6) (Power, AreA, Speed, Cost ) in FPGA lifecycle.

These some of the important points
Click to expand...

Thank you!
 

Re: interview preparation

Mkanimozhi said:
Hi,
anyone help for interview preparation, wat all are the area's i have to go through, and wat they ask for design engineer in vlsi, wat rae the subjects i have to cover.

regards
kanimozhi
Click to expand...

If you want to get more materials that related to this topic, you can visit: **broken link removed**

Best regards.
 

Thanks for your link. It's useful for our community.
Same material can be found at: **broken link removed**
I hope it's useful for you and you like it. Please continue sharing more information at this topic.
Best rgs!
 

you can also read the difference between synthesizable and non-synthesizable code, lint tools basics and use, clock domain crossing basics, FIFO, FSMs etc.
 

Speaking of lint tool basic use, what are good linting tools for verilog?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top