Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Problem of bottom up flow in running DFTC

Status
Not open for further replies.
H

hgby2209

Full Member level 2
Full Member level 2
Joined
Mar 7, 2003
Messages
134
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,298
Activity points
1,105
test_use_test_models

I use test_model in Hierarchical Scan Synthesis Flow .....
sub1 creat test_model1 (sub1.ctldb) & write out sub1.db
sub2 creat test_model2 (sub2.ctldb) & write out sub2.db

when I read .db & .ctldb in top level, the following Warning display:

Warning: Design 'sub1.db:sub1' comes before design 'sub1.ctldb:sub1' in the link_library; 'sub1.ctldb:sub1' will be ignored. (UIO-92)

Can anyone tell me how to fix this problem, when I need read in .db & .ctldb in top level ?
 

I find the solution for this issue :

set test_use_test_models true;# enable to creat & read test model, the test model will write out via "write -f db"

so if I set test_use_test_models to true, the I don't need to write test model.
The .db will include the test model.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top