Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

interview question for layout design

Status
Not open for further replies.
M

mouzid

Full Member level 5
Full Member level 5
Joined
Jun 22, 2007
Messages
248
Helped
9
Reputation
18
Reaction score
0
Trophy points
1,296
Activity points
2,876
A stupid Layout Question

I'm learning layout. I'm doing my first inverter using a pmos and an NMos transistr from the library. I know that the pmos bulk have to be connected to vdd, the nmos bulk to gnd. That is not clear for me in the picture sowing the layout of the 2 transistors. I drawed the layout of the inverter, but I dont know to connect the bulk of the pmos and the nmos.
Please help.
 

Re: A stupid Layout Question

The layout program must be virtuoso, & right green area should be nwell region.

In virtuoso, the black background is substrate.
If you use p-substrate process, then all background (black) area is p-sub.

And now, in NMOS case, there must be p+ region for sub-tie.
So you can draw p+ diffusion & contact at p-sub near NMOS. And connect that to gnd. this is body bias for NMOS.

For PMOS case, you should draw n+ diffusion & contact at n-well region near PMOS. And connect that to vdd. this is body bias for PMOS.(well-tie)

Here is the example.
upper side is PMOS.



Regards.
 

A stupid Layout Question

What is the difference between yours & mine?

The only different thing I can find is
-your tap is located at left side
-my tap is located at bottom(NMOS), at top(PMOS)

I don't understand why you cannot find bulk connection.

And I got fab-in some circuit with above inverter, and It ,of course, operates well.

Point out if I'm wrong,
 

Re: A stupid Layout Question

ljy4468 said:
What is the difference between yours & mine?

The only different thing I can find is
-your tap is located at left side
-my tap is located at bottom(NMOS), at top(PMOS)

I don't understand why you cannot find bulk connection.

And I got fab-in some circuit with above inverter, and It ,of course, operates well.

Point out if I'm wrong,
Click to expand...

Maybe I'm wrong. I think that your inverter is not done using Virtuoso.
Diffusion colors are different if compared to the second layout.

Concerning your tap, I see them up and down but shouldn't it be close to the diffusions ?
 

    M

    mouzid

    Points: 2
    Helpful Answer Positive Rating
A stupid Layout Question

Ok, I layouted with virtuoso.
But display.drf maybe different from yours. Users can change color of layer.

And tap and diffusion should have a little clearance according to my design rule.
Also, in some process, that can be adjacent as your layout.

Regards.
 

    M

    mouzid

    Points: 2
    Helpful Answer Positive Rating
Re: A stupid Layout Question

so means that guard-band which consist of n+ layer (for PMOS) is also consider as bulk? so i can connected the guardband to vdd rite?it still give the same connection as yours rite?

i am new designer..thanks
 

Re: A stupid Layout Question

AdvaRes said:
Hi ljy4468,
Your inverter will not work. I dont see bulk connection to vdd and gnd.
Click to expand...

Looks fine to me!

Keith
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top