Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Basic digita ASIC flow

Status
Not open for further replies.
N

nathan11

Junior Member level 1
Junior Member level 1
Joined
Aug 29, 2008
Messages
15
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,283
Location
Canada
Activity points
1,371
Hi all, I am a master's student, and new to this field

I wrote some basic verilog RTL code and test bench. I synthesize the code (except testbench) using Synopsys design analyzer. Now I want to verify the synthesized code by simulation. this case I am using ModelSim simulator. I am not sure which file (gate level netlist) I need to get it from Design Analyzer to ModelSim.

thanks in advance
 

You must use verilog output format and load synthesized code in verilog (verilog netlist) in modelsim or over simulator. Also you can use VHDL netlist.
 

    N

    nathan11

    Points: 2
    Helpful Answer Positive Rating
once you read your design in to the design analyzer and after it is compiled, u can use write_verilog command available for generating the gate level netlist for your top level design or any of sub-blocks of the top level design.
 

    N

    nathan11

    Points: 2
    Helpful Answer Positive Rating
Thanks guys for your reply
do you know the file extension of the output netlist ( I am bit confused ) original RTL code and the verilog code after compilation

thanks again
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top