engr
Member level 3
I am using the DC for synthesis, when i am using the "check_design" command before compile,report showing lots of warnings, i am confused which warnings are really needed to be removed so that we can go for compile.
Thanks in advance
Thanks in advance