Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Floor-Planning in ISE

Status
Not open for further replies.
salma ali bakr

salma ali bakr

Advanced Member level 3
Advanced Member level 3
Joined
Jan 27, 2006
Messages
969
Helped
104
Reputation
206
Reaction score
21
Trophy points
1,298
Activity points
7,491
ise logic lock

If you open the floor planning editor after P&R in ISE, you will see the synthesized design logic components are mapped randomly to the CLBs on the floor. I am sure there is a way to force the P&R tool to collect all design components in one area (so that all components are close to each other instead of being randomly located on the FPGA floor). I just forgot how to do that. Please let me know if you have any suggestions.

thanks in advance,
salma :)
 

floorplanner +ise

there is some tools you can used to do floorpaning in xilinx FPGA. you can use the Floorplanner or planAhead for your design floorplanning.

another alternative way is to assign area constraints to partition your design and spcify the placement of your design. details you can read up the constrains user guide.
 

Use logic-lock for xilinx devices. Just drag and place the logic into a particular location and then lock it.
 
someone helped me out in the xilinx forums :)

it can be solved by the "area_group" constraint
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top