Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Check out www.opencores.org for free HDL implementations of various processor architectures. If you have never done a CMOS run or don't have access to uber-expensive ASIC design tools you can start by using free FPGA tools and later switch to Alliance CAD which comes with a free VHDL-to-RTL compiler
But in road map for CMOS RISC project I have nothing to do with VHDL Implementation. Through VHDL implementation, RTL generated will be completely dependent on the coding efficiency and I think it will not do for me.
I want a complete CMOS approach for this implementation.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
