Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I feel - by sense you are correct, this is to increase gain. Actually, it is in +ve feed-back configuration and if you can break their latched state (which the previous post called as hysteresys), it will go to the other direction for any any error signal. This is what is required in comparator. For a Gain of "A", which is constant, you will find some error voltage when the output fall sort of rail. For this positivge feed-back configuration, you will get an output always at rail voltage.
I feel - by sense you are correct, this is to increase gain. Actually, it is in +ve feed-back configuration and if you can break their latched state (which the previous post called as hysteresys), it will go to the other direction for any any error signal. This is what is required in comparator. For a Gain of "A", which is constant, you will find some error voltage when the output fall sort of rail. For this positivge feed-back configuration, you will get an output always at rail voltage.
the main function of cross pmos is to generate hysterisis. due to the diode pmos clamp the output swing, the cross pmos is also to increase the gain to enhance the speed. in the meanwhile, the cross pmos adds another current to bias the differential pais input nmos in order to increase the Gm. so the unity gain bandwidth can be increased. and the slew rate is determined by the tail current, so there is no effect in slew rate.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
