Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

free high level synthesizers (systemc)

Status
Not open for further replies.
salma ali bakr

salma ali bakr

Advanced Member level 3
Advanced Member level 3
Joined
Jan 27, 2006
Messages
969
Helped
104
Reputation
206
Reaction score
21
Trophy points
1,298
Activity points
7,491
Hi,

Is there any free high level synthesizer to convert systemc to vhdl or verilog or netlist or any sort of hardware description ?!

Thanks in advance,
Salma :)
 

Hi Salma,
Try this one:
**broken link removed**

Advares !
 
thanks a lot
but that performs the opposite of what i want...it transforms vhdl to systemc!!
 

I think there is no free high level synthesizer tool available because if we (the FPGA community) want to build FPGA synthesis tools we need to know the specification of the bitfiles that are used to "configure" the FPGA's with the application you develop in for instance SystemC. This specifications are not available from the FPGA manufacturers...
 
hello folks,
i want to mention that Catapult from mentor synthesize only C/C++ to vhdl or verilog or systemC
 
Catapult is not free anyway. I don't think there is anything like this you can get for free.
 
mobile-it said:
I think there is no free high level synthesizer tool available because if we (the FPGA community) want to build FPGA synthesis tools we need to know the specification of the bitfiles that are used to "configure" the FPGA's with the application you develop in for instance SystemC. This specifications are not available from the FPGA manufacturers...
Click to expand...

but if the design is transferred to register level and modeled in, for instance, xilinx system generator...then the configuring of the FPGA is very close! in system generator, you can generate the HDL netlist, then take the project to ISE and download it on the FPGA (with all the IOs specified in system generator)...
 

salma ali bakr said:
mobile-it said:
I think there is no free high level synthesizer tool available because if we (the FPGA community) want to build FPGA synthesis tools we need to know the specification of the bitfiles that are used to "configure" the FPGA's with the application you develop in for instance SystemC. This specifications are not available from the FPGA manufacturers...
Click to expand...

but if the design is transferred to register level and modeled in, for instance, xilinx system generator...then the configuring of the FPGA is very close! in system generator, you can generate the HDL netlist, then take the project to ISE and download it on the FPGA (with all the IOs specified in system generator)...
Click to expand...
Hi Salma,
Hi all,
I think it is a good idea but I find that lot of tools from different vendors are used and it may happen incompatibility between them in some cases . This if you dont consider the misalignement introduced by the SystemC-VHDL compiler between the original discription and the generated VHDL.

Please if anyone has tested this technique let us know about its efficiency.
 

ROCCC
its free opensource
c -> hdl converter
try it
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top