Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

slow CMFB clipping output

Status
Not open for further replies.

spring1860

Member level 5
Member level 5
Joined
Nov 2, 2007
Messages
93
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,288
Activity points
1,745
Analysis of Switched-Capacitor Common-Mode
Feedback Circuit
Ojas Choksi, Member, IEEE, and L. Richard Carley, Fellow, IEEE

it says "CM loop should be comparable to that of the differential loop to avoid output signal distortion resulting from clipping due to slow settling of the output CM voltage."
i think what we interested is the DM voltage, and the CM voltage should be constant(ideal), why it's say ...slow settling of the output CM voltage
i'm confused.
 

after a sc charge transfer all nodes (also the the cm) have to (re-)settle. hence the cm loop has to settle at least as fast as the dm loop for sc circuits. in continous time circuits even 5 ttimes as a rule of thumb.
 

    spring1860

    Points: 2
    Helpful Answer Positive Rating
hello,
in order to keep the CM voltage not to affect the DM operation, the CM loop should be faster than the DM loop.
so as said in the paper slow settling of the CM loop can lead to the CM affecting the operation of DM, say that the CM settling is slow and it causes the CM to deviate from 0.9V to 1.1V so if ur DM is working with rail output swing this shift in CM will clip the DM signal and cause distortion.
 

    spring1860

    Points: 2
    Helpful Answer Positive Rating
but in general circuit design, it is very hard to get CM bandwidth equal or larger than DM bandwidth
 

eda4you said:
after a sc charge transfer all nodes (also the the cm) have to (re-)settle. hence the cm loop has to settle at least as fast as the dm loop for sc circuits. in continous time circuits even 5 ttimes as a rule of thumb.

I think large CM transition do slow down the DM settling, especially the psuedo differential input. For a fully differential input circuit (or say CM varies little), a slow CM loop is also available.
 

agree with ricklin
and surely cm bandwidth is difficult to be as large as dm.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top