Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

standard cell library (SR FlipFlop)

Status
Not open for further replies.
M

muthamil

Member level 1
Member level 1
Joined
Feb 23, 2006
Messages
41
Helped
1
Reputation
10
Reaction score
0
Trophy points
1,286
Activity points
1,543
Hi friends,
I have generated the standard cell lIbrary for D FF but i just having a doubt in SR FF and Jk FF.
what would be change in the SR FF when compared for D FF.

Pls do give some idea for SR FF cell Library

Regds
Muthamil...
 

If i do not mistake, SR FF becomes D FF when S=not(R) to avoid some unused states that yeild to the power consumption due to half transition to X state will be reduced. It's about the function of 2 FFs. It looks like you still constantly work with Library Compiler .
What type of information regrading SR standar cell you want more ?
 

    M

    muthamil

    Points: 2
    Helpful Answer Positive Rating
Hello,

I am designing a S-R flip flop in my standard cell library for .35nm ,i am not getting the full transition 0-5v so what width i should take of nmos and pmos.
plz suggest me.

as i am very new in this field and doing it as my masters project so dont have exact idea to design a cell library plz share some useful links.

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top