Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Current steering DAC,glitch help

Status
Not open for further replies.
W

wang.yuanzhuo

Junior Member level 2
Junior Member level 2
Joined
May 11, 2007
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,408
glitch in current steering dac

the circuit cell

Added after 12 minutes:



Added after 11 minutes:

I'm design a DAC used the classic current steering circuit. But I need a large fixed output voltage range.
It cause large step in the common source node of switch M3 and M4 (>300mv), also a large glitch at the bias node vb1. The loading of vb1 is heavy,so it can't recovery quickly and my setting is bad. I've add large cap at the node of vb1 and vb2, but still can't supress the glitch well.
Could any one give me some suggestion to supress the glitch or make the recovery of vb1 quickly?
Thank a lot
 

I think that the switch PMOS change form SAT region to LIN region while the output node is rising from 0V to 1V.

If the switch control voltage is low enough (more positive) for M3 it remains in saturation (SAT region) also if the output node rise. Or in another term M3 is then an additional switchable cascode device.

So I think the effect is because of a missdimensioning.
 

    V

    Points: 2
    Helpful Answer Positive Rating
Thanks a lot.
The switch PMOS in LIN region is the biggest problem. Now I'm trying to rise the control voltage.
Thanks for your suggestion
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top