Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What exactly is Clock Shielding and its functions?

Status
Not open for further replies.
Re: Clock Shielding

insertion of additional VDD and GND wires to reduce inductance in the clock wires.
 

Re: Clock Shielding

shree can u please some more light on dis topi
 

Clock Shielding

sree could u please elaborate more on this topic?
 

Re: Clock Shielding

Since clock nets are the worst aggressors, we shield so that the signal nets are not affected due to crosstalk.
 

Clock Shielding

Clock is the most important signal in Digital circuits. So clock shielding is used to pretect clock from interference.
 

Re: Clock Shielding

Guys, we know about clock shielding. What are all the changes that we do in Layout?..

I heard that VSS is placed on both the sides of the Clock.. Is it so?.
 

Clock Shielding

There are a lot of techniques in order to avoid crosstalking from clock lines to other signal ones...

The faster, easier and simpler is just to draw the clock lines appart from the other signals, but this is sometimes too much area consuming.

One better solution is to surround the complete clock lines path by GND connected substrate contact paths, that way all the noise the clock lines could be generating is immidiately collected by the surrounding "barrier". It's recommended to do it so like a "ring" all arround the clocks generation block.

Last by not least, watch out if you have to cross the clock lines... ideal solution to that is to shield the clock with GND and make the cross above the shield...
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top