Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

RACE AROUND CONDITION

Status
Not open for further replies.
bala9383

bala9383

Member level 1
Member level 1
Joined
Jun 1, 2007
Messages
36
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,571
race around condition in digital electronics

hi all

define RACE CONDITION in digital electronics?? On what basis it occurs? How to rectify it??

thnx in advance for your favourable reply
 

race around condition in flip flops

In JK flip flop whne the value of J and K =1 and at the same time vlaue of clock is 1 ,so according to the truth table of J=k=1 the value of output should be toggled so the value keep on changing till the change in the clock pulse.which is not acceptable .This problem can be removed by making it master slave.or making ff as edge triggered.
 
Re: race around condition in flip flops

gurpreet.singh said:
In JK flip flop whne the value of J and K =1 and at the same time vlaue of clock is 1 ,so according to the truth table of J=k=1 the value of output should be toggled so the value keep on changing till the change in the clock pulse.which is not acceptable .This problem can be removed by making it master slave.or making ff as edge triggered.
Click to expand...
consider 2 flops A ,B The clock is assumed to be reaching the both flops at the same time ideally.But practically it does not happen.There is a delay in the arrival of the clocks for A and B .Suppose the flop A is holding some data when the clock for A arrives the data in it goes out and the new data comes in.When the clock for B is delayed then the data from A has no where to go and the new data comes in to A .Because of this the data is corrupted .this is called race around condition.To eliminate this we have master and slave.
 
Re: race around condition in flip flops

The undefined condition in the SR-Flipflop is called as raceover condition it can be over come by using JK-Flipflop
 

Re: race around condition in flip flops

Hi Bala,

Race Around Condition is when the output keeps toggling again and again in one clock pulse and becomes indeterminate. There are three ways to rectify it:

1. By making clock pulse less than propagation delay.
2. By using Master Slave Flip Flop
3. By using Edge Triggering.

You may want to look at below link for further clarification:

J-K Flip Flop In Digital Electronics | Vertical Horizons
 
Re: race around condition in digital electronics

Race Condition and Race around condition are different.

Race Condition only means that the input signals are in race to change the output. This may be due to the difference in propogation or routing delays in the signal paths. This results in glitches, but the circuit will be stable.

Race around condition is different and is very undesirable. It usually occurs when the output triggers a change in output. This occurs in systems where output is fedback. A change in output may change the output again and again before it settles..... making the output indeterminate. This is Race Around condition. It makes the circuit unstable. This racing around (output is in race to change output) condition is called Race Around condition.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top