Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Ground bounce is due to rapid current sink/source thru bonding wire between ground pad and package pin. dV= L(dI/dt)
SO the methods to mitigate this ground bouncing effect are:
(1) lower the inductance(L):
for example; double/triple bonding for groung pin. or using flip-chip packaging, ...,etc.
(2) lower the current spike(dI/dt):
for example; using slew-rate control output buffer, decoupling cap in internal power-gnd net, well controlled slew-rate of internal signal with adequate buffer size, ..., etc.
Ground bounce is a phenomenon associated with transistor switching where the gate voltage can appear to be less than the local ground potential, causing the unstable operation of a logic gate.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
