Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Difference bettewen floorplanning and placement

Status
Not open for further replies.
M

manfer

Newbie level 6
Newbie level 6
Joined
Jan 22, 2008
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,352
Hy I new in this forum and I'm a little confused with the concepts of floorplanning and placement. If anybody have some source about this items or know about the difference. I'll appreciate it.

excuse me for my English writing
 

In floorplanning you are dividing the bigger design in manageable blocks (of standard cells) and macros(memory instances) and arranging it in the chip...While in placement you are going very deep inside and place the smallest element (digital gate for standard cell and several memory blocks)...So both are same (as both are placement), but the complexity is different so is the terminology....
 
Thanks for the information def_fuhrer. I found something like that in a asic book but I didn't really understand at all.

Thanks again
 

A question arises again..Whether you still understand it or not??? :D
If not then I'll try to explain it in more detail.....
 

yes I understand your explanation

thanks for all
 

Anyone who could put more explanation and examples if possible?

Thanks
 

Floorplanning is organising the pads/macros placement, define where are the rows, the power domain, made all power connections.
Placement is "just" place the std cell on the rows, and after that fix setup...
 
Hi


Floorplanning is process of planning out the placement of different elements of a Mask/wafer.

The elements are pads / Analog modules / memories /.. hard/soft macros....CTS...power lines... etc..etc...
So we would have scripts to tell to tool to place them in a designer defined way/location on the mask.

For those which violate the constrains or more cirtical they are manually placed/routed and verified against the designers spec
 

hai..
floorplanning is starts with creating physical only pad cells and defining their location and placing them. defining size and shape (by aspect ratio) of our block. defining PG pad rings for power continuity. specifying ignored routing layers , placing the macros by following some macro placement guidelines and defining the blockages.
coming to the placement , here 1st will do some checks like placement setup checks, DFT and power set up checks and placing and legalizing the std cells and set up time optimization.
In the summery,
floorplanning is about placing the macros and blockages and leaving the uniform space for the std cells and placement is about placing and legalizing the std cells.
 

Hi Friends,

Go through follow links. It may help you for understanding floorplanning and placement.

**broken link removed**

**broken link removed**

Thanks,
Alam
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top