Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Which is more prone to glitches Latch or Flipflop

Status
Not open for further replies.
S

spartanthewarrior

Full Member level 2
Full Member level 2
Joined
Jun 13, 2007
Messages
122
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,142
Hi All,

Can any body tell me

Which is more prone to glithches Latch or FlipFlop and also tell why.
 

lache based designs
 

Latch.

It is because latch is level sensitive.
Meaning, as long as latch enable is active, any signal at input port will be captured at the output port.

Unlike Flip flop, it is an edge sensitive or edge trigger.
The output port will capture the input signal at edge trigger and it needs to pass the setup and hold time check.

Thus, latch based design is more prone to glitches.

Hope it helps.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top