Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Setup violation due to high fanout

Status
Not open for further replies.
U

useless_skew

Member level 3
Member level 3
Joined
Nov 19, 2007
Messages
63
Helped
16
Reputation
32
Reaction score
10
Trophy points
1,288
Activity points
1,634
Hi friends,

Timing reports on pre-CTS stage showed setup violations due to some cells with high fanout (wns was around -10). After pre-CTS optimization, wns was -0.8.
Whether it is ok to proceed with CTS and fix the violation later or change some constraints and have the placement done again?

Thanks,
useless_skew
 

its better to fix the setup violations b4 the P&R of the design , cos u have to ensure the ur design meets the specified/expected freq !!

only the hold viol ( minor violaions) can be fixed after the P&R !

WBR
Lakshman
 
Sounds like you a propagated clock before CTS, set the clock to ideal. And I agree with lakshman.ar, you should fix your violations before CTS.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top