Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

utilization in design

Status
Not open for further replies.

neefa

Member level 1
Member level 1
Joined
Sep 13, 2006
Messages
39
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,541
hi frz,
in xilinx simulation,whether device utilization minimum is best or maximum is best?
thx.
 

I think you mean synthesis, and not simulation.

The common goal is to minimize device utilization. That means your design occupies the smallest area, and consumes the fewest resources. That leaves you the most room for future project growth.
 

    neefa

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top