firsttimedesigning
Full Member level 1
verilog code for sar
So I am desingning a SA ADC. The problem I am having is that how can I design the Successive Approximation Register (SAR). Do I design it using state diagrams?
If I use state diagrams (Moore State) to design it, then I will have to draw A LOT state diagrams for a SA ADC that can convert 8 bits. State diagrams is the only way that I know, is there any other way?
So I am desingning a SA ADC. The problem I am having is that how can I design the Successive Approximation Register (SAR). Do I design it using state diagrams?
If I use state diagrams (Moore State) to design it, then I will have to draw A LOT state diagrams for a SA ADC that can convert 8 bits. State diagrams is the only way that I know, is there any other way?