Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how inversion layer is formed in MOS?

Status
Not open for further replies.
Re: MOS

sundarmeenakshi said:
how inversion layer is formed in MOS
Click to expand...
inversion layer is formed by the electrons from the two n+ pockets of the mos
 
Re: MOS

The phenomenon that occurs is as follows:
The most positive voltage at the gate repels holes that are below silicon dioxide in the substrate P. This leaves latent negative charges associated with the electrons in atoms linked material aceptante.Due that this voltage is increased electrons in the n + regions are attracted to the area beneath the gate, causing the region investment is made evident.
We recommend reading of Chapter 2 of Design of Analog CMOS Integrated Circuits by B. Razavi.
:D
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top