Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why some layers missed in the extracted view ?

Status
Not open for further replies.

Depp

Member level 3
Member level 3
Joined
Jul 24, 2006
Messages
62
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,688
rcxfs assura

why some layers missed in the extracted view ?
i put a MOS with it's d and s connected to ground, then layout, drc, lvs, and finally extracted.
but some layers missed in the extracted view of av_extracted, such as the poly layer.
i attached those snapshots in this post.
at the same time, i found some message unusual in CIW when it loading tech rule set file as i start the RCX :
......
\o *Info* Ignoring overWriteRuleSets from the State File
\o *Info* Ignoring selectedRuleSets from the State File
\o *Info* Ignoring selectedDirs from the State File
\o *info* Netlisting Option Virtual Metal Fill can take only "Shape"
\o *info* as a valid value when RCXFS is Enabled.
\o *info* Limiting Virtual Metal Fill value to "Fine Shape"
\o *info* Your RCX Setup Value for Virtual Metal Fill will be ignored.
\o *Info* Ignoring rcxNets from the State File
\o *Info* Ignoring rcxNetsFromFile from the State File
\o *Info* Ignoring rcxNetsFile from the State File
\o *Info* Ignoring rcxFSNets from the State File
\o *Info* Ignoring rcxFSNetsFromFile from the State File
\o *Info* Ignoring rcxFSNetsFile from the State File
\o *Info* Ignoring fixedNets from the State File
\o *Info* Ignoring fixedNetsFromFile from the State File
\o *Info* Ignoring fixedNetsFile from the State File
\o *Info* Ignoring inductanceNets from the State File
\o *Info* Ignoring inductanceNetsFromFile from the State File
\o *Info* Ignoring inductanceNetsFile from the State File
\o Load complete.

could any body tell me how to solve this problem ???
i'm using the ic5141usr1 and the assura 314 with chrt 0.18 process.
thank you soooooo much !!!
 

是不是assura extracted options 没选好啊,偶认为你可以提取SP文件看一下里面的MOS 是否有丢失, :D
 

    Depp

    Points: 2
    Helpful Answer Positive Rating
Hi Depp,

I think you may attached wrong technology file to the active library.
 

    Depp

    Points: 2
    Helpful Answer Positive Rating
sriganapati said:
Hi Depp,

I think you may attached wrong technology file to the active library.

thanks for ur reply.
i tried to attach the new libraries to both chrt_base and chrt_rf , they are still the same.
 

could some one help me???
thank you so much!
 

It looks like contact is also no there in the extracted view. If you look at the nmos symbol in the extracted view are the net names correct on the pins?

All layers don't have to show up in the extracted view, usually only the connectivity layers and device bodies. Maybe the color of those layers is set to black so you can't see them but they are there, or maybe they are set to not visible in the LSW. The layers should have the purpose of "net".
 

    Depp

    Points: 2
    Helpful Answer Positive Rating
a single resistor
in the extracted view, the primary poly layer missed, just some parasitic elements and the dummy poly layer left.
 

It looks like your Display - Stop Level is set to 0, change it to something higher like 100. I can see the npolyf_u_1k pcell outline but the display setting isn't letting it show the layers in the pcell.

Option >>> Display >>> change the Stop box to 100

I did work on a process that when it was made the resistors had no body layer shown in the av_extracted view it looked wierd but it still worked.
 

    Depp

    Points: 2
    Helpful Answer Positive Rating
i set the stop level to 100,but this doesn't work.
 

It looks like who ever created the PDK didn't include all the layers in the ivpcells which are placed in the extrated view during RCX.

Added after 7 minutes:

I forgot to add; I worked on a process that was done with missing layers in the ivpcell and it looked confusing mostly on resistor where just the heads are shown and not the bodies.
 

    Depp

    Points: 2
    Helpful Answer Positive Rating
Hi,

Please check if all the layers are highlighted or not. Usually the extracted view will not have drawing layers but some other layers.

Let me know if this solution helped you.

Regards,
Sandeep
 

    Depp

    Points: 2
    Helpful Answer Positive Rating
Yes, usually the layers have the purpose of "net".

You can also open the extrated view and do a Design >>> Summary (from the pulldown menu). This will list everything and every layer used in the extracted view. (it won't list what is in the ivpcells just that level of hierarchy)
 

    Depp

    Points: 2
    Helpful Answer Positive Rating
thanks for your help sandeep_torgal and Troy.
in the summary purpose item , what's the difference of "drawing" and "net" ?
i found that many "drawing" layers are not included in the assura extracted view, but included in the diva extracted view.
 

Here is the attachment in pdf (.txt isn't allowed).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top