Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is the switch activity in CMOS?

Status
Not open for further replies.
A

Alexander Yin

Junior Member level 2
Junior Member level 2
Joined
May 29, 2007
Messages
21
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Location
Finland
Activity points
1,450
I have not found any basic answer to this question. Can anybody tell me what's that in CMOS power consumption?

Thanks a lot.
 

cnsider a d type flip-flop, clock and d are its inputs and q is output. activity mean how many times data is changing or toggleing with in 100 clock pulse event. actually data change will force q to change and you know that state change nedds power.
Pav=a.C.Vdd^2, it make sense that with higher toggeling rate of data, dissipated power will rise!
each low-power design book talk about this issue!
 
It's a very clear explanation. Thank you for helping.

Johnson said:
cnsider a d type flip-flop, clock and d are its inputs and q is output. activity mean how many times data is changing or toggleing with in 100 clock pulse event. actually data change will force q to change and you know that state change nedds power.
Pav=a.C.Vdd^2, it make sense that with higher toggeling rate of data, dissipated power will rise!
each low-power design book talk about this issue!
Click to expand...
 

In a CMOS structure there is no steady state current flow because only one of the two switches is on.

However during the switching transient the output/load capacitance must be charged/discharged and both switches can be on at the same time for a short time.

So CMOS structure dissipate power only when switches and power consumption is proportional to switching frequency
 
You you must know that in DSM(90nm, 65nm) gate lekage and subthreshold current are also very important, and dissipate power.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top