Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi
it seems that the inputs to delay cells have 2 pair diff-inputs, one is from the previous outputs and the other from the other delay cell's outputs. you can find this vco's architecture in jssc paper in terms of multi phase or negative skew vco.
good luck
jeff
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
