sohiltri
Member level 5
Can anyone tell me whether is there any provision to know the values stored in block ram at every small instant of time thru serioal or parallel port without outputtin the values during testin input after synthesis in FPGA....