Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Blank layout cell when doing APR for 8051 counter

Status
Not open for further replies.
A

acbalbason

Full Member level 2
Full Member level 2
Joined
Apr 8, 2007
Messages
136
Helped
11
Reputation
22
Reaction score
1
Trophy points
1,298
Location
Gainesville, Florida
Activity points
2,044
hi guys,

i need help. after doing a synthesized verilog module of an 8051 counter i tried using Astro for APR. But somehow i only get a blank layout. there are actually standard cells in the library. but i just got lost linking them. any suggestions? here is a snap shot.

thanks in advance.

- al :)
 

Blank Layout Cell

For cadence there is a cds.lib file that points to the libraries for the application to use. Does synopsys have a similar type of config? maybe thats where your problem is.
 

    A

    acbalbason

    Points: 2
    Helpful Answer Positive Rating
Re: Blank Layout Cell

hey thanks!

now the next question would be... what file is a counterpart of cds.lib in synopsys? anyone can help? my system config is sempron 3000+ CPU, 512MB DDR667, runs a CENTOS 4.4 and has Astro version 2007 SP3.

- al :)
 

Re: Blank Layout Cell

Dear Sir,

If you think the library get lost linking, you can use cmShowRefLib command to check it.
 

    A

    acbalbason

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top