Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to design a ampifier with VREF=0?

Status
Not open for further replies.
S

samuel

Full Member level 3
Full Member level 3
Joined
Nov 15, 2004
Messages
171
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Location
world
Activity points
1,143
Now, I am design a amplifer used in switch capacitor circuit. I must design a opa with positive input of OPA connected gnd. how to design such OPA?

thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top