Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What needs to be taken care of in layout when doing layout of Charge Pump PLL?

Status
Not open for further replies.
V

vbhupendra

Full Member level 4
Full Member level 4
Joined
May 11, 2005
Messages
235
Helped
15
Reputation
30
Reaction score
10
Trophy points
1,298
Location
GOA, INDIA
Activity points
3,219
What needs to be taken care in layout when doing layout of Charge Pump PLL ?

Thanks
 

pll layout design

1.Introduction
2.Charge Pump PLL Linear Analysis
3.Phase Noise Analysis
4.Circuit Design and Simulation
5.Layout and Post-layout simulation
6.Chip Measurements
7.Conclusion
 

    V

    Points: 2
    Helpful Answer Positive Rating
pll layouts

where can I get the file?
Thank you
 

example of pll layout

If you have a type II PLL, make sure you do layout to match up and down currents.
 

pll layout

Read this Paper it is good about Charge Pump PLL frequency synthesizer
 

pll layout floor plan

clock signals should neither be wired near the analog signals nor pass through them.
clock signals should not also be near to each other. observe double space bet them.
 
  • Like
Reactions: tt62 and mads

    M

    mads

    Points: 2
    Helpful Answer Positive Rating
    T

    tt62

    Points: 2
    Helpful Answer Positive Rating
pll layout

What kind of PLL?
 

layout placa pll

in what technology u want to make
 

pll sg

Take about the position of your Charge-Pump Vs other sensitive block like VCO, divider and other.

Bye
 

what is a pll layout design?

Kindly find this layout guidelines you can take some of them according to your case
1. CP
Matching the current mirrors
2.Filter
Common centroid Layout for the Capacitors & resistors
Use Resistors Dummies
3.VCO
Keep it away from any nose source like Dividers and clock trees
matching for the diff pair (if any) but not to use inter-digitized
4.DFF (if any)
make the clk & Data entered the block from same direction to avoid negative skew
5.PFD/CP
Try to compensate any delay between up & down signals to avoid the reference spurs

Hope It will be useful for you all
best regards,
Rania
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top