Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Converting Verilog Description to EDIF netlist

Status
Not open for further replies.
V

viswanadh

Newbie level 2
Newbie level 2
Joined
Oct 28, 2007
Messages
2
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,281
Location
India
Activity points
1,303
Hello,

Anybody knows if it's possible to convert a Verilog module into an EDIF netlist file? Can EDIF file represent a verilog module completely? Please help me. If my question doesn't make any sense, sorry :|

Thanks
 

my guess is, if synthesized using DC or any other tool, its possible to convert it to EDIF. to my knowledge, EDIF does represent verilog module completely, albeit with the technology library's cells, ofcourse.
 

    V

    viswanadh

    Points: 2
    Helpful Answer Positive Rating
edif is an IEEE standard to represent HDL module. Any verilog module can be equivalently written in edif. U can use ur sysnthesis tool to write out edif netlist also.
 

    V

    viswanadh

    Points: 2
    Helpful Answer Positive Rating
Thanks for the replies. I've found a way to convert the verilog modules using "iVerilog" :) It uses LPM s (libraries) in the EDIF files.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top