Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How do we size NMOS and PMOS to increase the threshold voltage??

Status
Not open for further replies.
M

mujju433

Full Member level 3
Full Member level 3
Joined
Jun 2, 2007
Messages
174
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,298
Activity points
2,293
How do we size NMOS and PMOS to increase the threshold voltage??
 

NMOS AND PMOS

I remember that shrink L will downgrade Vt, shrink W will increase Vt.
 

Re: NMOS AND PMOS

Dear friend.

To increase Vt,

1) Either increase Width
2) increase oxide thickness
3) Increase oxide capaitance
4) increase mobility (applicable for short channel)

Hope helps u

Phutane
 

    M

    mujju433

    Points: 2
    Helpful Answer Positive Rating
NMOS AND PMOS

hmm
right

Added after 34 minutes:

But if u increase the width then the area will be more right??
and If u increase oxide capacitance then the delay will be more so wt shd we do at that time?
 

Re: NMOS AND PMOS

Dear mujju,

Of course there will be increase in area, but to acheive something

we need to sacrifice some thing right.

also we dont try to increase capacitance , also it si not in our hands.

Nice

phutane
 

    M

    mujju433

    Points: 2
    Helpful Answer Positive Rating
NMOS AND PMOS

the threshold voltage is only a function of the manufacturing technology
and the applied body bias VSB. The threshold can therefore be considered as a constant
over all NMOS (PMOS) transistors in a design.
99_1193359075.gif
 

    M

    mujju433

    Points: 2
    Helpful Answer Positive Rating
NMOS AND PMOS

I am getting confused bestwonbin bcoz phutane is saying something and ur saying something

Is this purely related to body effect or ? other than this as it is said by phutane??
wt do u say?
 

Re: NMOS AND PMOS

In ans provided by bestwobin, the equation of Vt is derived for two dimentional mos view. If Vt equation is found by considering all effects, it will contain the terms W & L. For this check out BSIM3 parameters equations.
Well Vt is directly proportional to L and inversly proportional to W.
 

NMOS AND PMOS

phutane said is more emphasize the manufacturing process,and i consider little about that.

In the formula,VT0 is an empirical parameter,which is the threshold voltage for VSB = 0, and is mostly a function of the manufacturing process.there is more details in <Digital Integrated Circuits>,Jan M. Rabaey.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top