Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Tie-off cells provide ESD protected logic levels '1' and '0' to be used for connecting transistor gates.
the transistor gates in a design may be required to connect logic '1' and logic '0' permanently, ie VDD and VSS logic levels,
It is usually tapped from near by Power lines.
But to ensure the Transistor gate recieves only ESD protected signal, the Tie-off cells are placed between these gates and power line.
These cells are part of standard cell library.
soc encounter has the option for connecting Tie-off cells to the design.
Re: what's the "logical tie-off cells" in soc enco
Dear Dude,
This is also termed as Tie high cells (which is tied to Vdd 5v always)
and Tie low cells( Which will be always tied to VSS or 0V always)
The gate of transistor may turn on or turn –off due to power and ground bounce. Due to this problem occurs. So if a gate has to turn on only on VDD it must be brought near Pcells. This is called Tie_high
similarly
if a gate has to turn off only on Vss it must be brought near N_cells. This is called Tie_low. This Pcells and Ncells are a part of Standard cell library.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
