Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

65nm technology challenges

Status
Not open for further replies.
R

rakesh1234

Member level 5
Member level 5
Joined
Dec 12, 2006
Messages
93
Helped
13
Reputation
26
Reaction score
7
Trophy points
1,288
Activity points
1,872
Hi all,
I want to know what different kind of challenges occur at 65nm technology.
Please elaborate your answers .
I need it urgent.
Also Let me know the interview questions that may be asked for a physical design engg.
 

Challenges in 65 nm,

- leakage power, SI issues are more prominent in 65nm.

SI can cause timing violations. Fixing SI triggered violation requires proper analysis.

for Leakage power reduction various techniques such as using multi Vth cells, Power down circuits, are adapted during the design flow.

----------------------------------------------------------------------------------------------
 

still I want to know the various drc rule for nano technology
 

drc rules .. check the calibre rules file .. u will know ..
 
if u have mentor calibre license .... go check for manuals . u wll find it in that

suresh
 

Take a look at this following nice book.

Hope it help.
Regards,
Master_picengineer.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top