Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: wat is cell timing and how take the cell timing to the L
Do you mean .lib contents?
Read out more on the propagation delay and transition times.
In short, You have a circuit. you simulate and find the delay numbers by applying a range of slew values at its input pins and a range of load values at its output pins. This is in the form of matrices inside the .lib file.
Cell timings consist of
1. Propagation delay from the Input to the output pins, for various load capacitance and various input transition.
2. Output Transition time for various load capacitance and various input transition.
And also setup time and hold time for Flipflop .
these timing values are entered in a defined format called Liberty or any other format such as ALF.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
