naaj_ila
Member level 3
- Joined
- Jan 8, 2007
- Messages
- 60
- Helped
- 9
- Reputation
- 18
- Reaction score
- 9
- Trophy points
- 1,288
- Location
- Bangalore,INDIA.
- Activity points
- 1,689
hai all....
i want to design uart...(i am just alone)
actually i dont know anything abt that
..
first i had read ...asynchronous data communication ...then modems and then rs 232...and i had jumped to do micro uart project..which was in this site
h**p://www.cmosexod.com/micro_uart.htm
plz help me guys ...
i may ask a lot of questions...it may be silly ..but plz help me
my ques>>>
why the incoming bits (8 bits ) and stop bit are sampled only at the 'bit cell centre'
and start bit is sensed while it has a transition from logic1 to logic0..
the figure link is given below;;;;
**broken link removed**
plz give ur suggestions also...in doing this project
i may ask further questions later...
thanxs in advance
i want to design uart...(i am just alone)
actually i dont know anything abt that
..
first i had read ...asynchronous data communication ...then modems and then rs 232...and i had jumped to do micro uart project..which was in this site
h**p://www.cmosexod.com/micro_uart.htm
plz help me guys ...
i may ask a lot of questions...it may be silly ..but plz help me
my ques>>>
why the incoming bits (8 bits ) and stop bit are sampled only at the 'bit cell centre'
and start bit is sensed while it has a transition from logic1 to logic0..
the figure link is given below;;;;
**broken link removed**
plz give ur suggestions also...in doing this project
i may ask further questions later...
thanxs in advance
