Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

when we use virtual clock for constaint in synthesis?

Status
Not open for further replies.
D

drizzle

Member level 3
Member level 3
Joined
Jun 7, 2006
Messages
56
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,667
virtual clock synthesis

hello all

in the multi-clock synchronous design synthesis, there will be virtual clocks for IO port constraints ,when we use it ?

can anyone expand more?

regards
drizzle
 

virtual clock in synthesis

Dear dude,


Virtual Clock is used for modelling I/O timing specification , based on what clock

the I/O pads are transfering data.

Phutane
 

synthesis virtual clock

In multiclock domain, say block A is driving your block. Assume block A has different clock. since block A is driving IO pads of your block with respect to its clock,so we have to constrain your block inputs with block A clock. since your block doesnt have same clock input as block A you have to constrain using virtual clock.

hope this helps
 
constraining virtual clock

phutanesv said:
Dear dude,


Virtual Clock is used for modelling I/O timing specification , based on what clock

the I/O pads are transfering data.

Phutane
Click to expand...

But how can i know what clock the I/O pads are transfering data?

plz show me an example
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top