Continue to Site

what is test case,test vector,test bench?

Status
Not open for further replies.
O

omkar

Newbie level 4
Newbie level 4
Joined
Sep 13, 2004
Messages
7
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,281
Activity points
53
Hi all,
I am very new to verification.I know these are very basic terms. can anyone tell the difference between these terms with some simple verilog programs if possible.
Thanks
 

according to the "test case", "test bench" generate "test vector" and output to DUT, the result is also checked by "test bench".
"test case" is defined manully according to the design spec.
 

    O

    omkar

    Points: 2
    Helpful Answer Positive Rating
Agreed with darylz.
To elaborate further:
let us take a design, say an ALU which can do some artithmatic and logic operations.
A typical 'test case' would be to say test 'ADD' function of alu, another 'test case' would be to say test 'MULTIPLY' function of the Alu and so on and so forth.
The inputs you would apply to the design to test a particullar 'test case' would be a set of 0s and 1s which is called a 'test vector'.
All these things you are going to do using a language may be vhdl verilog or 'e'. The model you will write to do all this will be called 'test bench'
hope it helps
kr,
Avi
http://www.vlsiip.com
 
  • Like
Reactions: Archers

    O

    omkar

    Points: 2
    Helpful Answer Positive Rating
    Archers

    Archers

    Points: 2
    Helpful Answer Positive Rating
Hi Darylz and Avimit,
Thanks for the reply.

Hi Iouri,
The link has been removed.Can anyone provide any other links regarding testbenches.
 

Link works fine, try to copy and paste link in to your browser window
 

hi all,

to see some vhdl and verilog tutorials.

and also refer some text books e.g. vhdl primer by bhashakar.

thanx.......
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top