Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

SRAM Power dissipation

Status
Not open for further replies.
0

020170

Full Member level 4
Full Member level 4
Joined
Jan 31, 2005
Messages
231
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,298
Activity points
2,221
Following Table shows that SRAM power dissipation in writing and Reading operation.

( It's from "A Low Power SRAM USing Hierarchical Bit Line And Local Sense Amplifiers, IEEE, 2005" )

The SRAM consumed 28mW at Write operation.

Question : What is "Write operation" refered in this paper?

Is it that Power dissipation needed to write only One Cell?

or Total Power dissipation "on Writing operation" ?

thanks
 

I think, it's the power dissipation for writing operation at once.
 

    0

    020170

    Points: 2
    Helpful Answer Positive Rating
i think it is for a writing a particular number of cells or writing the whole array of cells at once.... because the only the power dissipation would be this high for CMOS technology....
 

    0

    020170

    Points: 2
    Helpful Answer Positive Rating
Dynamic Power Dissipation Or Static Power Dissipation?

In my thought, Dynamic Dissipation is ture.
 

i think it is dynamic for writing operation and static for read operation....
 

    0

    020170

    Points: 2
    Helpful Answer Positive Rating
A.Anand Srinivasan said:
i think it is dynamic for writing operation and static for read operation....
Click to expand...

I don't Understand why consumed static power dissipation in reading operation.

is it right that consume dynamic power dissipation in reading operation, too ?

thanks
 

while reading the MOS doesnt change state...

dynamic power is when a memory element switches... for writing they would have calculated worst case and hence i assume they would have switched....
 

    0

    020170

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top