Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

a left zero before the second pole, is the system stable?

Status
Not open for further replies.
S

shanmei

Advanced Member level 1
Advanced Member level 1
Joined
Jul 26, 2006
Messages
430
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,298
Location
USA
Visit site
Activity points
4,496
is a system with pole at zero stable

I design a op amp, the bode polt in the figure, a left zero before the second pole, is the system stable?
For the reason that at the unit frequency point, the phase margin is bigger than 45(which is bigger than 90), the the system is stable ? right?
anyone ? help! thank you
 

left zero can make gain +20db/dec and phase +90deg, so it is no problem, but in your figure, it seems PM is too small, I think you'd better design the circuit with z1 and p2 both away from your gbw better
 

    S

    shanmei

    Points: 2
    Helpful Answer Positive Rating
Re: a left zero before the second pole, is the system stable

hi,shanmei
In your figure , the stability is not a problem, and make a notice that the PM is at the lowest point of phase at the condition of (MAG>0), not at UGB because of existence of zero. As castrader said, design the circuit with z1 and p2 both away from UGF will be better, this will not bring out the p-z doublet to propagate the response time, but in some situation, this is difficult to implement, for example in LDO.When the stability is the first requist, the pz cancellation is a good choise.
 

Re: a left zero before the second pole, is the system stable

Left zero helps your circuit to be stable.

Be careful of your phase margin. It is not big enough!
 

Re: a left zero before the second pole, is the system stable

You absolutely want that zero over there, even when I don't quite understand the behavior of your hand-made phase-shift plot.

If you are using traditional LDO topology (I think you are), the frequency of the zero would be 1/2piResrCout where pi is pi, Resr is the ESR of the output capacitor Cout.
Also you should have another pole beyond the P2 frequency and it's load dependant as well as the zero. Also, the zero is (as you can see) Resr dependant; you cannot decrease it (ESR) indiscriminately.
 

Re: a left zero before the second pole, is the system stable

It is stable, but transient responce maybe a little different.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top