Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As the name says delay cells provide more delays in the order of ns in some libraries.
functionality is same as buffer. These are basically used for hold fixing if the violations are more.
Please guard band this cell with normal buffer as this might give a transition or max cap violation if this driving a high drive strength cell.
Usually you have a set of delay cells with different delay values, they are all footprint compatible (same dimensions), This compatibility facilitates timing adjustments because you can freely change any delay cells you use at a given point in the circuit.
They have high drive outputs. This means the actual delay value has a limited dependence on the interconnect load.
Delay cells are rather large. Because of their size, use them with care.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
